



# **Mod5270 GPIO Configuration**

---

## **Application Note**

Revision 2.2  
March 2, 2009  
Document Status: Initial Release

## ***Table of Contents***

Introduction	3
Electrical Specifications	3
Pin Assignment and GPIO Control Registers	3
Pin Assignment Register (PAR)	4
Port Data Direction Register (PDDR)	4
Port Output Data Register (PODR)	5
Port Pin Data/Set Data Register (PPDSDR)	5
Port Clear Output Data Register (PCLRR)	5
Drive Strength Control Register (DSCR)	5
Data[15:0] Pins	6
DMA Timer Pins	7
Inter-Integrated Circuit (I <sup>2</sup> C) Pins	8
Queued Serial Peripheral Interface (QSPI) Pins	9
Universal Asynchronous Receive and Transmit (UART) Pins	10
Chip Select Pins	11
Edge Port Module	12
Programming Multiple Pins on the Same Port	13

## ***Introduction***

Most of the Motorola ColdFire 5270 processor pins can be configured as general purpose input/output (GPIO) pins. These pins have multiple functions, and the specific pins that make sense to use as GPIO will depend on which peripherals are needed for the targeted application. For example, the QSPI pins can be used for their primary function, or they can be configured as GPIO. This document will examine each pin and show how it can be configured as GPIO. Additional information contained in this document can be found in “Chapter 12 – General Purpose I/O Module” of the MCF5271 reference manual.

## **Electrical Specifications**

The current drive capabilities of the GPIO pins are the same for all pins. The instantaneous maximum current for a single pin is 25 mA. The sustained current drive is 5 mA. Please see the document, "MCF5271 Integrated Microprocessor Hardware Specification" for more information.

## ***Pin Assignment and GPIO Control Registers***

Any pin that can be used for GPIO functionality is configurable by at least five registers: a port output data register, a port data direction register, a port pin data/set data register, a port clear output data register, and a pin assignment register. All GPIO pins mentioned here, except for the data[15:0] register, have a sixth register called a drive strength control register which allows control of the current to be driven high or low on the pins by setting the corresponding bits.

To access the pin assignment and GPIO control registers, the following preprocessor directive must be included (the path may vary depending on where the sim5270.h header file is located, relative to the main program file):

```
#include "..\MOD5270\system\sim5270.h"
```

In the sim5270.h header file (\Nburn\MOD5270\system\sim5270.h), GPIO registers are grouped into a struct type definition called `gpiostruct`. Each GPIO register is prefixed with a tag to identify whether it is a pin assignment, port output data, port data direction, port pin data/set data, port clear output data, or drive strength control register (additional information of each register can be found in the following sections). The following table provides the name of the tags and the name of the register type associated with each tag.

<b>Tag Prefix</b>	<b>Type of Register</b>
par	Pin Assignment Register
podr	Port Output Data Register
pddr	Port Data Direction Register
ppdsdr	Port Pin Data/Set Data Register
pclrr	Port Clear Output Data Register

dscr	Drive Strength Control Register
------	---------------------------------

Rather than reading hard-coded bits, a special header file called `gpio5270.h` is included with this application note to help make reading and understanding the examples in this document easier. The header file has two main sets of definitions: one set for the pin assignment register, and the second set for the port data direction register and the port output data register. Each set is divided into subgroups, which indicate what GPIO port register(s) they are designated for. Examples of how this header file is used are shown in the code examples below for each set of port pins.

### **Pin Assignment Register (PAR)**

The pin assignment register controls the functionality of the pins. Pins can have either one or two assigned bits for configuration. One-bit assignments allow pins to be configured between their primary function or GPIO, and two-bit assignments allow pins to be configured between their primary function, their alternate function, or GPIO (some may also have a fourth functionality). Setting a '0' (1-bit) or "00" (2-bit) will configure any pin for GPIO, while a '1' or "11" will configure any pin for their primary function.

In the charts below for each group of pins, the pin assignment bits column helps identify the bits in the pin assignment register that control the corresponding pins' functionality. Pin assignment registers can be eight bits wide or sixteen bits wide. For pin assignment registers that are sixteen bits wide (except for the DMA timer pin assignment register), the associated GPIO control registers (i.e., port data direction, port pin data/set, port clear output, and port output data registers) are split into two eight-bit registers: a high and low register.

### **Port Data Direction Register (PDDR)**

The port data direction registers control the direction of the pins when they are configured for GPIO. The registers are eight bits wide, but not all groups of pins mentioned here will use all eight bits.

The registers are read/write. At reset, all bits in the PDDR registers are cleared. Setting any bit to '1' in a PDDR register configures the corresponding GPIO pin as an output. Setting any bit to '0' in a PDDR register configures the corresponding pin as an input.

### **Port Output Data Register (PODR)**

The port output data registers store the data to be driven on the corresponding port pins when the pins are configured for general purpose output. The registers are each eight bits wide, but not all of them use all eight bits.

The registers are read/write. At reset, all implemented bits in the PODR registers are set. Reserved bits always remain cleared. Reading a PODR register returns the current values in the register. To set bits in a PODR register, write '1' to the bits, or write '1' to the corresponding bits in the port pin data/set data register. To clear bits in a PODR register, write '0' to the bits, or write '0' to the corresponding bits in the port clear output data register.

### **Port Pin Data/Set Data Register (PPDSDR)**

The port pin data/set data register reflects the current pin states and control the setting of output pins when the pins are configured for GPIO. The registers are each eight bits wide, but not all groups of pins mentioned here will use all eight bits.

The registers are read/write. At reset, the bits in the PPDSDR registers are set to the current pin states. Reading a PPDSDR register returns the current state of the associated pins. Setting bits in this register sets the corresponding bits in the port output data register. Writing a '0' has no effect.

### **Port Clear Output Data Register (PCLRR)**

The port clear output data register clears the corresponding bits in the port output data register. The registers are each eight bits wide, but not all groups of pins mentioned here will use all eight bits.

The registers are read/write. Setting it has no effect. Writing '0' to bits in this register clears the corresponding bits in the port output data register. Reading the PCLRR register returns zeros.

### **Drive Strength Control Register (DSCR)**

The drive strength control register sets the output pin drive strengths of the current. All drive strength control registers are read/write. For more information on how to configure and use this register with the corresponding pins, please refer to the Motorola ColdFire 5271 reference manual, section 12.3.1.7.

## Data[15:0] Pins

The data pin assignment register (PAR\_AD) controls the functions of the data[15:0] pins (MCF5271 reference manual, table 12-9). The GPIO control bits correspond to bit positions in the GPIO control registers (PDDR\_DATAL / PDDR\_DATAH, PODR\_DATAL / PODR\_DATAH, PPDSDR\_DATAL / PPDSDR\_DATAH, and PCLRR\_DATAL / PCLRR\_DATAH).

MOD5270 Pin No.	MOD5270 Signal Name	Signal Description	Pin Assign Bit(s) [PAR_AD]	GPIO Control Bit [xxx_DATAL]
J2-15	PDATA0	P Data Low 0	0	0
J2-16	PDATA1	P Data Low 1	0	1
J2-18	PDATA2	P Data Low 2	0	2
J2-23	PDATA3	P Data Low 3	0	3
J2-17	PDATA4	P Data Low 4	0	4
J2-19	PDATA5	P Data Low 5	0	5
J2-20	PDATA6	P Data Low 6	0	6
J2-24	PDATA7	P Data Low 7	0	7

MOD5270 Pin No.	MOD5270 Signal Name	Signal Description	Pin Assign Bit(s) [PAR_AD]	GPIO Control Bit [xxx_DATAH]
J2-13	PDATAH8	P Data High 8	0	0
J2-12	PDATAH9	P Data High 9	0	1
J2-11	PDATAH10	P Data High 10	0	2
J2-9	PDATAH11	P Data High 11	0	3
J2-10	PDATAH12	P Data High 12	0	4
J2-7	PDATAH13	P Data High 13	0	5
J2-6	PDATAH14	P Data High 14	0	6
J2-8	PDATAH15	P Data High 15	0	7

Code examples (Note: `sim5270.h` and `gpio5270.h` header files must be included for the following examples to work. See “Pin Assignment and GPIO Control Registers” above for more information):

```
// Data Pin Assignment Register. Set all sixteen pins as GPIO.
sim.gpio.par_ad &= ~GPIO_PAR_DATA;

// Data Port Data Direction Register. Set signals PDATA0 and PDATAH8
// as GPIO outputs.
sim.gpio.pddr_datal |= GPIO_PIN_DATAL0;
sim.gpio.pddr_datah |= GPIO_PIN_DATAH8;

// Data Port Output Data Register. Set GPIO signal PDATA0 low and
// PDATAH8 high.
sim.gpio.podr_datal &= ~GPIO_PIN_DATAL0;
sim.gpio.podr_datah |= GPIO_PIN_DATAH8;

// Data Port Pin Data/Set Data Register. Read the current pin values
// for GPIO pins corresponding to PDATA0 and PDATAH8.
BYTE value_datal = sim.gpio.ppsdr_datal & GPIO_PIN_DATAL0;
BYTE value_datah = sim.gpio.ppsdr_datah & GPIO_PIN_DATAH8;
```

## DMA Timer Pins

The DMA timer pin assignment register (PAR\_TIMER) controls the functions of the DMA timer pins (MCF5271 reference manual, table 12-17). The GPIO control bits correspond to bit positions in the GPIO control registers (PDDR\_TIMER, PODR\_TIMER, PPDSDR\_TIMER, and PCLRR\_TIMER).

MOD5270 Pin No.	MOD5270 Signal Name	Signal Description	Pin Assign Bit(s) [PAR_TIMER]	GPIO Control Bit [xxx_TIMER]
J2-36	DTOUT0	DMA Timer Output 0	1-0	0
J2-34	DTOUT1	DMA Timer Output 1	3-2	2
J2-26	DTOUT3	DMA Timer Output 3	7-6	6
J2-31	TIN0	DMA Timer Input 0	9-8	1
J2-37	TIN1	DMA Timer Input 1	11-10	3
J2-35	TIN2	DMA Timer Input 2	13-12	5

Code examples (Note: `sim5270.h` and `gpio5270.h` header files must be included for the following examples to work. See “Pin Assignment and GPIO Control Registers” above for more information):

```
// DMA Timer Pin Assignment Register. Set the three DMA timer output
// signals as GPIO.
sim.gpio.par_timer &= ~( GPIO_PAR_DTOUT0 | GPIO_PAR_DTOUT1 |
                        GPIO_PAR_DTOUT3 );

// DMA Timer Port Data Direction Register. Set the three DMA timer
// output signals as GPIO outputs.
sim.gpio.pddr_timer |= ( GPIO_PIN_DTOUT0 | GPIO_PIN_DTOUT1 |
                        GPIO_PIN_DTOUT3 );

// DMA Timer Port Output Data Register. Set GPIO signals DTOUT0 and
// DTOUT1 high and DTOUT3 low.
sim.gpio.podr_timer |= ( GPIO_PIN_DTOUT0 | GPIO_PIN_DTOUT1 );
sim.gpio.podr_timer &= ~GPIO_PIN_DTOUT3;

// DMA Timer Port Pin Data/Set Data Register. Read the current pin
// values for the GPIO pins corresponding to DTOUT0, DTOUT1, and
// DTOUT3.
BYTE value_timer = sim.gpio.ppdsdr_timer & ( GPIO_PIN_DTOUT0 |
                                             GPIO_PIN_DTOUT1 |
                                             GPIO_PIN_DTOUT3 );

// DMA Timer Drive Strength Control Register. Set a high output drive
// strength for any DMA timer pins configured for GPIO (bit 0 - all
// DMA timer pins).
sim.gpio.dscr_timer |= 0x01;
```

## Inter-Integrated Circuit (I<sup>2</sup>C) Pins

The inter-integrated circuit pin assignment register (PAR\_FECI2C) controls the functions of the I<sup>2</sup>C pins (MCF5271 reference manual, table 12-14). The GPIO control bits correspond to bit positions in the GPIO control registers (PDDR\_FECI2C, PODR\_FECI2C, PPDSDR\_FECI2C, and PCLRR\_FECI2C).

WARNING: PAR\_FECI2C[7:4] controls the ethernet management data clock and input/output signals for the fast ethernet controller.

MOD5270 Pin No.	MOD5270 Signal Name	Signal Description	Pin Assign Bit(s) [PAR_FECI2C]	GPIO Control Bit [xxx_FECI2C]
J2-39	SDA	I <sup>2</sup> C Serial Data	1-0	0
J2-42	SCL	I <sup>2</sup> C Serial Clock	3-2	1

Code examples (Note: `sim5270.h` and `gpio5270.h` header files must be included for the following examples to work. See “Pin Assignment and GPIO Control Registers” above for more information):

```
// I2C Pin Assignment Register. Set the SDA signal as GPIO.
sim.gpio.par_feci2c &= ~GPIO_PAR_SDA;

// I2C Port Data Direction Register. Set the SDA signal as a GPIO
// output.
sim.gpio.pddr_feci2c |= GPIO_PIN_SDA;

// I2C Port Output Data Register. Set the GPIO signal SDA high.
sim.gpio.podr_feci2c |= GPIO_PIN_SDA;

// I2C Port Pin Data/Set Data Register. Read the current pin values for
// the GPIO pin corresponding to SDA.
BYTE value_feci2c = sim.gpio.ppsdr_feci2c & GPIO_PIN_SDA;

// I2C Drive Strength Control Register. Set a low output drive strength
// for any I2C pin configured for GPIO (bit 0 - all I2C pins).
sim.gpio.dscr_feci2c &= ~( 0x01 );
```

## Queued Serial Peripheral Interface (QSPI) Pins

The QSPI pin assignment register (PAR\_QSPI) controls the functions of the QSPI pins (MCF5271 reference manual, table 12-16). The GPIO control bits correspond to bit positions in the GPIO control registers (PDDR\_QSPI, PODR\_QSPI, PPDSDR\_QSPI, and PCLRR\_QSPI).

MOD5270 Pin No.	MOD5270 Signal Name	Signal Description	Pin Assign Bit(s) [PAR_QSPI]	GPIO Control Bit [xxx_QSPI]
J2-25	SPI_CLK	SPI Clock	1-0	2
J2-28	SPI_DOUT	SPI Data Out	2	0
J2-27	SPI_DIN	SPI Data In	4-3	1
J2-30	SPI_CS0	SPI Chip Select 0	5	3
J2-40	SPI_CS1	SPI Chip Select 1	7-6	4

Code examples (Note: `sim5270.h` and `gpio5270.h` header files must be included for the following examples to work. See “Pin Assignment and GPIO Control Registers” above for more information):

```
// QSPI Pin Assignment Register. Set signals SPI_CLK and SPI_CS0 as
// GPIO.
sim.gpio.par_qspi = ~( GPIO_PAR_SPICLK | GPIO_PAR_SPICS0 );

// QSPI Port Data Direction Register. Set signals SPI_CLK and SPI_CS0
// as GPIO outputs.
sim.gpio.pddr_qspi |= ( GPIO_PIN_SPICLK | GPIO_PIN_SPICS0 );

// QSPI Port Output Data Register. Set both GPIO signals low.
sim.gpio.podr_qspi &= ~( GPIO_PIN_SPICLK | GPIO_PIN_SPICS0 );

// QSPI Port Pin Data/Set Data Register. Read the current pin values
// for the GPIO pins corresponding to SPI_CLK and SPI_CS0.
BYTE value_qspi = sim.gpio.ppsdr_qspi & ( GPIO_PIN_SPICLK |
                                           GPIO_PIN_SPICS0 );

// QSPI Drive Strength Control Register. Set a high output drive
// strength for any QSPI pin configured for GPIO (bit 0 - all QSPI
// pins).
sim.gpio.dscr_qspi |= 0x01;
```

## Universal Asynchronous Receive and Transmit (UART) Pins

The UART pin assignment register (PAR\_UART) controls the functions of the UART pins (MCF5271 reference manual, table 12-15). The GPIO control bits correspond to bit positions in the GPIO control registers (PDDR\_UARTL / PDDR\_UARTH and PODR\_UARTL / PODR\_UARTH, PPDSDR\_UARTL / PPDSDR\_UARTH, and PCLRR\_UARTL / PCLRR\_UARTH).

MOD5270 Pin No.	MOD5270 Signal Name	Signal Description	Pin Assign Bit(s) [PAR_UART]	GPIO Control Bit [xxx_UARTL]
J2-38	URT0_RTS	UART 0 – Ready to Send	0	2
J2-29	URT0_CTS	UART 0 – Clear to Send	1	3
J2-04	UTXD0	UART 0 – Transmit	2	1
J2-03	URXD0	UART 0 – Receive	3	0
J2-32	URT1_RTS	UART 1 – Ready to Send	5-4	6
J2-33	URT1_CTS	UART 1 – Clear to Send	7-6	7
J2-22	UTXD1	UART 1 – Transmit	9-8	5
J2-21	URXD1	UART 1 – Receive	11-10	4

MOD5270 Pin No.	MOD5270 Signal Name	Signal Description	Pin Assign Bit(s) [PAR_UART]	GPIO Control Bit [xxx_UARTH]
J2-44	UART2 TX	UART 2 – Transmit	12	1
J2-41	UART2 RX	UART 2 – Receive	13	0

Code examples (Note: `sim5270.h` and `gpio5270.h` header files must be included for the following examples to work. See “Pin Assignment and GPIO Control Registers” above for more information):

```
// UART Pin Assignment Register. Set signals URT0_RTS and UART2 TX as
// GPIO.
sim.gpio.par_uart &= ~( GPIO_PAR_URT0RTS | GPIO_PAR_UART2TX );

// UART Port Data Direction Register. Set signals URT0_RTS and UART2 TX
// as GPIO outputs.
sim.gpio.pddr_uarth |= GPIO_PIN_UART2TX;
sim.gpio.pddr_uartl |= GPIO_PIN_URT0RTS;

// UART Port Output Data Register. Set GPIO signal URT0_RTS high and
// UART2 TX low.
sim.gpio.podr_uarth &= ~GPIO_PIN_UART2TX;
sim.gpio.podr_uartl |= GPIO_PIN_URT0RTS;

// UART Port Pin Data/Set Data Register. Read the current pin values
// for the GPIO pins corresponding to URT0_RTS and UART2 TX.
BYTE value_uarth = sim.gpio.ppdsdr_uarth & GPIO_PIN_UART2TX;
BYTE value_uartl = sim.gpio.ppdsdr_uartl & GPIO_PIN_URT0RTS;

// UART Drive Strength Control Register. Set a high output drive
// strength for any UART 0 pins configured for GPIO and a low output
// drive strength for any UART 2 pins configured for GPIO (bit 0 - UART
// 0 pins, bit 2 - UART 1 pins, bit 4 - UART 2 pins).
sim.gpio.dscr_uart |= ( 0x01 );
sim.gpio.dscr_uart &= ~( 0x10 );
```

## Chip Select Pins

The chip select pin assignment register (PAR\_CS) controls the functions of the chip select pins (MCF5271 reference manual, table 12-12). The GPIO control bits correspond to bit positions in the GPIO control registers (PDDR\_CS, PODR\_CS, PPDSDR\_CS, and PCLRR\_CS).

**CAUTION:** Configuring any of the chip select pins for GPIO with the standard NetBurner development board will not function correctly. Doing so will set the Transfer in Progress (TIP) signal pin active low and enable the external buffer, thus causing a clash on the system bus (the external buffer is primarily used for the LEDs and dipswitches provided by the standard development board).

MOD5270 Pin No.	MOD5270 Signal Name	Signal Description	Pin Assign Bit(s) [PAR_CS]	GPIO Control Bit [xxx_CS]
J1-5	CS1	Chip Select #1	1	1
J1-6	CS2	Chip Select #2	2	2
J1-7	CS3	Chip Select #3	3	3

Code examples (Note: `sim5270.h` and `gpio5270.h` header files must be included for the following examples to work. See “Pin Assignment and GPIO Control Registers” above for more information):

```
// Chip Select Pin Assignment Register. Set the three chip select pins
// as GPIO.
sim.gpio.par_cs &= ~( GPIO_PAR_CS1 | GPIO_PAR_CS2 | GPIO_PAR_CS3 );

// Chip Select Port Data Direction Register. Set the three chip select
// GPIO signals as outputs.
sim.gpio.pddr_cs |= ( GPIO_PIN_CS1 | GPIO_PIN_CS2 | GPIO_PIN_CS3 );

// Chip Select Port Output Data Register. Set GPIO signal CS1 low and
// CS2 and CS3 high.
sim.gpio.podr_cs &= ~GPIO_PIN_CS1;
sim.gpio.podr_cs |= ( GPIO_PIN_CS2 | GPIO_PIN_CS3 );

// Chip Select Port Pin Data/Set Data Register. Read the current pin
// values for the GPIO pins corresponding to CS2 and CS3.
BYTE value_cs = sim.gpio.ppdsdr_cs & ( GPIO_PIN_CS2 | GPIO_PIN_CS3 );

// External Bus Drive Stength Control Register. Set a high output drive
// strength for any chip select pins configured for GPIO (bit 4 - all
// chip select pins).
sim.gpio.dscr_cs |= 0x10;
```

## Edge Port Module

The edge port pin assignment register (EPPAR) controls the functions of the external interrupt pins (MCF5271 reference manual, chapter 15). Since all pins default to general purpose input pins at reset, there is no need to configure them for GPIO, nor are they configurable for GPIO via EPPAR. The GPIO control bits correspond to bit positions in the GPIO control registers (EPORT data direction register [EPDDR], EPORT data register [EPDR], and EPORT pin data register [EPPDR]).

MOD5270 Pin No.	MOD5270 Signal Name	Signal Description	Pin Assign Bit(s) [EPPAR]	GPIO Control Bit [EPxxx]
J2-43	IRQ1	External Interrupt #1	3-2	1
J2-45	IRQ3	External Interrupt #3	7-6	3
J2-47	IRQ5	External Interrupt #5	11-10	5
J2-48	IRQ7	External Interrupt #7	15-14	7

Code examples (Note: `sim5270.h` and `gpio5270.h` header files must be included for the following examples to work. See “Pin Assignment and GPIO Control Registers” above for more information):

```
// Edge Port Data Direction Register. Set signals IRQ1 and IRQ5 as
// GPIO outputs.
sim.eport.epddr |= ( GPIO_PIN_IRQ1 | GPIO_PIN_IRQ5 );

// Edge Port Data Register. Set GPIO signals IRQ1 and IRQ5 low.
sim.eport.epdr &= ~( GPIO_PIN_IRQ1 | GPIO_PIN_IRQ5 );

// Edge Port Pin Data Register. Read the current pin values for the
// GPIO pins corresponding to IRQ1 and IRQ5.
BYTE value_ep = sim.eport.eppdr & ( GPIO_PIN_IRQ1 | GPIO_PIN_IRQ5 );

// UART Drive Strength Control Register. Set a high output drive
// strength for any IRQ pins configured for GPIO (bit 6 - all
// IRQ pins).
sim.gpio.dscr_uart |= 0x40;
```

## ***Programming Multiple Pins on the Same Port***

Programming multiple pins in one line of code is possible as long as they belong to the same port. For example, you can program all six pins associated with the DMA Timer port at once, but you cannot program a pin from the DMA Timer port and a pin from the Chip Select port at once. The following example shows how this is done with the DMA Timer port (use the DMA Timer port chart to see what pins are affected by the bit configurations) :

<b>MOD5270 Pin No.</b>	<b>MOD5270 Signal Name</b>	<b>Signal Description</b>	<b>Pin Assign Bit(s) [PAR_TIMER]</b>	<b>GPIO Control Bit [xxx_TIMER]</b>
J2-36	DTOUT0	DMA Timer Output 0	1-0	0
J2-34	DTOUT1	DMA Timer Output 1	3-2	2
J2-26	DTOUT3	DMA Timer Output 3	7-6	6
J2-31	TIN0	DMA Timer Input 0	9-8	1
J2-37	TIN1	DMA Timer Input 1	11-10	3
J2-35	TIN2	DMA Timer Input 2	13-12	5

```
// DMA Timer Pin Assignment Register. Set all six of the DMA timer
// signals at GPIO.
sim.gpio.par_timer &= 0xC030;    // 1100 0000 0011 0000

// DMA Timer Port Data Direction Register. Set the DMA Timer Inputs as
// GPIO outputs and the DMA Timer Outputs as GPIO inputs.
sim.gpio.pddr_timer = 0x2A;     // 0010 1010
```

In the above example, all six pins belonging to the DMA Timer port were programmed for use as GPIO pins, followed by configuring the DMA Timer Output signal pins as GPIO inputs, and the DMA Timer Input signal pins as GPIO outputs.