NetBurner 3.5.8
PDF Version
Toggle main menu visibility
clock_config.h
1
/*
2
* Copyright 2020-2021 NXP
3
* All rights reserved.
4
*
5
* SPDX-License-Identifier: BSD-3-Clause
6
*/
7
8
#ifndef _CLOCK_CONFIG_H_
9
#define _CLOCK_CONFIG_H_
10
11
#include "fsl_common.h"
12
13
/*******************************************************************************
14
* Definitions
15
******************************************************************************/
16
17
#define BOARD_XTAL0_CLK_HZ 24000000U
18
19
#define BOARD_XTAL32K_CLK_HZ 32768U
20
21
/*******************************************************************************
22
************************ BOARD_InitBootClocks function ************************
23
******************************************************************************/
24
25
#if defined(__cplusplus)
26
extern
"C"
{
27
#endif
/* __cplusplus*/
28
33
void
BOARD_InitBootClocks(
void
);
34
35
#if defined(__cplusplus)
36
}
37
#endif
/* __cplusplus*/
38
39
/*******************************************************************************
40
********************** Configuration BOARD_BootClockRUN ***********************
41
******************************************************************************/
42
/*******************************************************************************
43
* Definitions for BOARD_BootClockRUN configuration
44
******************************************************************************/
45
#if __CORTEX_M == 7
46
#define BOARD_BOOTCLOCKRUN_CORE_CLOCK 996000000UL
47
#else
48
#define BOARD_BOOTCLOCKRUN_CORE_CLOCK 392727272UL
49
#endif
50
51
/* Clock outputs (values are in Hz): */
52
#define BOARD_BOOTCLOCKRUN_ACMP_CLK_ROOT 24000000UL
53
#define BOARD_BOOTCLOCKRUN_ADC1_CLK_ROOT 24000000UL
54
#define BOARD_BOOTCLOCKRUN_ADC2_CLK_ROOT 24000000UL
55
#define BOARD_BOOTCLOCKRUN_ARM_PLL_CLK 996000000UL
56
#define BOARD_BOOTCLOCKRUN_ASRC_CLK_ROOT 24000000UL
57
#define BOARD_BOOTCLOCKRUN_AXI_CLK_ROOT 996000000UL
58
#define BOARD_BOOTCLOCKRUN_BUS_CLK_ROOT 240000000UL
59
#define BOARD_BOOTCLOCKRUN_BUS_LPSR_CLK_ROOT 160000000UL
60
#define BOARD_BOOTCLOCKRUN_CAN1_CLK_ROOT 24000000UL
61
#define BOARD_BOOTCLOCKRUN_CAN2_CLK_ROOT 24000000UL
62
#define BOARD_BOOTCLOCKRUN_CAN3_CLK_ROOT 24000000UL
63
#define BOARD_BOOTCLOCKRUN_CCM_CLKO1_CLK_ROOT 24000000UL
64
#define BOARD_BOOTCLOCKRUN_CCM_CLKO2_CLK_ROOT 24000000UL
65
#define BOARD_BOOTCLOCKRUN_CLK_1M 1000000UL
66
#define BOARD_BOOTCLOCKRUN_CSI2_CLK_ROOT 24000000UL
67
#define BOARD_BOOTCLOCKRUN_CSI2_ESC_CLK_ROOT 24000000UL
68
#define BOARD_BOOTCLOCKRUN_CSI2_UI_CLK_ROOT 24000000UL
69
#define BOARD_BOOTCLOCKRUN_CSI_CLK_ROOT 24000000UL
70
#define BOARD_BOOTCLOCKRUN_CSSYS_CLK_ROOT 24000000UL
71
#define BOARD_BOOTCLOCKRUN_CSTRACE_CLK_ROOT 132000000UL
72
#define BOARD_BOOTCLOCKRUN_ELCDIF_CLK_ROOT 24000000UL
73
#define BOARD_BOOTCLOCKRUN_EMV1_CLK_ROOT 24000000UL
74
#define BOARD_BOOTCLOCKRUN_EMV2_CLK_ROOT 24000000UL
75
#define BOARD_BOOTCLOCKRUN_ENET1_CLK_ROOT 24000000UL
76
#define BOARD_BOOTCLOCKRUN_ENET2_CLK_ROOT 24000000UL
77
#define BOARD_BOOTCLOCKRUN_ENET_1G_REF_CLK 0UL
78
#define BOARD_BOOTCLOCKRUN_ENET_1G_TX_CLK 24000000UL
79
#define BOARD_BOOTCLOCKRUN_ENET_25M_CLK_ROOT 24000000UL
80
#define BOARD_BOOTCLOCKRUN_ENET_QOS_CLK_ROOT 24000000UL
81
#define BOARD_BOOTCLOCKRUN_ENET_QOS_REF_CLK 0UL
82
#define BOARD_BOOTCLOCKRUN_ENET_QOS_TX_CLK 0UL
83
#define BOARD_BOOTCLOCKRUN_ENET_REF_CLK 0UL
84
#define BOARD_BOOTCLOCKRUN_ENET_TIMER1_CLK_ROOT 24000000UL
85
#define BOARD_BOOTCLOCKRUN_ENET_TIMER2_CLK_ROOT 24000000UL
86
#define BOARD_BOOTCLOCKRUN_ENET_TIMER3_CLK_ROOT 24000000UL
87
#define BOARD_BOOTCLOCKRUN_ENET_TX_CLK 0UL
88
#define BOARD_BOOTCLOCKRUN_FLEXIO1_CLK_ROOT 24000000UL
89
#define BOARD_BOOTCLOCKRUN_FLEXIO2_CLK_ROOT 24000000UL
90
#define BOARD_BOOTCLOCKRUN_FLEXSPI1_CLK_ROOT 24000000UL
91
#define BOARD_BOOTCLOCKRUN_FLEXSPI2_CLK_ROOT 24000000UL
92
#define BOARD_BOOTCLOCKRUN_GC355_CLK_ROOT 492000012UL
93
#define BOARD_BOOTCLOCKRUN_GPT1_CLK_ROOT 24000000UL
94
#define BOARD_BOOTCLOCKRUN_GPT1_IPG_CLK_HIGHFREQ 24000000UL
95
#define BOARD_BOOTCLOCKRUN_GPT2_CLK_ROOT 24000000UL
96
#define BOARD_BOOTCLOCKRUN_GPT2_IPG_CLK_HIGHFREQ 24000000UL
97
#define BOARD_BOOTCLOCKRUN_GPT3_CLK_ROOT 24000000UL
98
#define BOARD_BOOTCLOCKRUN_GPT3_IPG_CLK_HIGHFREQ 24000000UL
99
#define BOARD_BOOTCLOCKRUN_GPT4_CLK_ROOT 24000000UL
100
#define BOARD_BOOTCLOCKRUN_GPT4_IPG_CLK_HIGHFREQ 24000000UL
101
#define BOARD_BOOTCLOCKRUN_GPT5_CLK_ROOT 24000000UL
102
#define BOARD_BOOTCLOCKRUN_GPT5_IPG_CLK_HIGHFREQ 24000000UL
103
#define BOARD_BOOTCLOCKRUN_GPT6_CLK_ROOT 24000000UL
104
#define BOARD_BOOTCLOCKRUN_GPT6_IPG_CLK_HIGHFREQ 24000000UL
105
#define BOARD_BOOTCLOCKRUN_LCDIFV2_CLK_ROOT 24000000UL
106
#define BOARD_BOOTCLOCKRUN_LPI2C1_CLK_ROOT 24000000UL
107
#define BOARD_BOOTCLOCKRUN_LPI2C2_CLK_ROOT 24000000UL
108
#define BOARD_BOOTCLOCKRUN_LPI2C3_CLK_ROOT 24000000UL
109
#define BOARD_BOOTCLOCKRUN_LPI2C4_CLK_ROOT 24000000UL
110
#define BOARD_BOOTCLOCKRUN_LPI2C5_CLK_ROOT 24000000UL
111
#define BOARD_BOOTCLOCKRUN_LPI2C6_CLK_ROOT 24000000UL
112
#define BOARD_BOOTCLOCKRUN_LPSPI1_CLK_ROOT 24000000UL
113
#define BOARD_BOOTCLOCKRUN_LPSPI2_CLK_ROOT 24000000UL
114
#define BOARD_BOOTCLOCKRUN_LPSPI3_CLK_ROOT 24000000UL
115
#define BOARD_BOOTCLOCKRUN_LPSPI4_CLK_ROOT 24000000UL
116
#define BOARD_BOOTCLOCKRUN_LPSPI5_CLK_ROOT 24000000UL
117
#define BOARD_BOOTCLOCKRUN_LPSPI6_CLK_ROOT 24000000UL
118
#define BOARD_BOOTCLOCKRUN_LPUART10_CLK_ROOT 24000000UL
119
#define BOARD_BOOTCLOCKRUN_LPUART11_CLK_ROOT 24000000UL
120
#define BOARD_BOOTCLOCKRUN_LPUART12_CLK_ROOT 24000000UL
121
#define BOARD_BOOTCLOCKRUN_LPUART1_CLK_ROOT 24000000UL
122
#define BOARD_BOOTCLOCKRUN_LPUART2_CLK_ROOT 24000000UL
123
#define BOARD_BOOTCLOCKRUN_LPUART3_CLK_ROOT 24000000UL
124
#define BOARD_BOOTCLOCKRUN_LPUART4_CLK_ROOT 24000000UL
125
#define BOARD_BOOTCLOCKRUN_LPUART5_CLK_ROOT 24000000UL
126
#define BOARD_BOOTCLOCKRUN_LPUART6_CLK_ROOT 24000000UL
127
#define BOARD_BOOTCLOCKRUN_LPUART7_CLK_ROOT 24000000UL
128
#define BOARD_BOOTCLOCKRUN_LPUART8_CLK_ROOT 24000000UL
129
#define BOARD_BOOTCLOCKRUN_LPUART9_CLK_ROOT 24000000UL
130
#define BOARD_BOOTCLOCKRUN_M4_CLK_ROOT 392727272UL
131
#define BOARD_BOOTCLOCKRUN_M4_SYSTICK_CLK_ROOT 24000000UL
132
#define BOARD_BOOTCLOCKRUN_M7_CLK_ROOT 996000000UL
133
#define BOARD_BOOTCLOCKRUN_M7_SYSTICK_CLK_ROOT 100000UL
134
#define BOARD_BOOTCLOCKRUN_MIC_CLK_ROOT 24000000UL
135
#define BOARD_BOOTCLOCKRUN_MIPI_DSI_TX_CLK_ESC_ROOT 24000000UL
136
#define BOARD_BOOTCLOCKRUN_MIPI_ESC_CLK_ROOT 24000000UL
137
#define BOARD_BOOTCLOCKRUN_MIPI_REF_CLK_ROOT 24000000UL
138
#define BOARD_BOOTCLOCKRUN_MQS_CLK_ROOT 24000000UL
139
#define BOARD_BOOTCLOCKRUN_MQS_MCLK 24000000UL
140
#define BOARD_BOOTCLOCKRUN_OSC_24M 24000000UL
141
#define BOARD_BOOTCLOCKRUN_OSC_32K 32768UL
142
#define BOARD_BOOTCLOCKRUN_OSC_RC_16M 16000000UL
143
#define BOARD_BOOTCLOCKRUN_OSC_RC_400M 400000000UL
144
#define BOARD_BOOTCLOCKRUN_OSC_RC_48M 48000000UL
145
#define BOARD_BOOTCLOCKRUN_OSC_RC_48M_DIV2 24000000UL
146
#define BOARD_BOOTCLOCKRUN_PLL_AUDIO_CLK 0UL
147
#define BOARD_BOOTCLOCKRUN_PLL_AUDIO_SS_MODULATION 0UL
148
#define BOARD_BOOTCLOCKRUN_PLL_AUDIO_SS_RANGE 0UL
149
#define BOARD_BOOTCLOCKRUN_PLL_VIDEO_CLK 984000025UL
150
#define BOARD_BOOTCLOCKRUN_PLL_VIDEO_SS_MODULATION 0UL
151
#define BOARD_BOOTCLOCKRUN_PLL_VIDEO_SS_RANGE 0UL
152
#define BOARD_BOOTCLOCKRUN_SAI1_CLK_ROOT 24000000UL
153
#define BOARD_BOOTCLOCKRUN_SAI1_MCLK1 24000000UL
154
#define BOARD_BOOTCLOCKRUN_SAI1_MCLK2 0UL
155
#define BOARD_BOOTCLOCKRUN_SAI1_MCLK3 24000000UL
156
#define BOARD_BOOTCLOCKRUN_SAI2_CLK_ROOT 24000000UL
157
#define BOARD_BOOTCLOCKRUN_SAI2_MCLK1 24000000UL
158
#define BOARD_BOOTCLOCKRUN_SAI2_MCLK2 0UL
159
#define BOARD_BOOTCLOCKRUN_SAI2_MCLK3 24000000UL
160
#define BOARD_BOOTCLOCKRUN_SAI3_CLK_ROOT 24000000UL
161
#define BOARD_BOOTCLOCKRUN_SAI3_MCLK1 24000000UL
162
#define BOARD_BOOTCLOCKRUN_SAI3_MCLK2 0UL
163
#define BOARD_BOOTCLOCKRUN_SAI3_MCLK3 24000000UL
164
#define BOARD_BOOTCLOCKRUN_SAI4_CLK_ROOT 24000000UL
165
#define BOARD_BOOTCLOCKRUN_SAI4_MCLK1 24000000UL
166
#define BOARD_BOOTCLOCKRUN_SAI4_MCLK2 0UL
167
#define BOARD_BOOTCLOCKRUN_SEMC_CLK_ROOT 198000000UL
168
#define BOARD_BOOTCLOCKRUN_SPDIF_CLK_ROOT 24000000UL
169
#define BOARD_BOOTCLOCKRUN_SPDIF_EXTCLK_OUT 0UL
170
#define BOARD_BOOTCLOCKRUN_SYS_PLL1_CLK 0UL
171
#define BOARD_BOOTCLOCKRUN_SYS_PLL1_DIV2_CLK 0UL
172
#define BOARD_BOOTCLOCKRUN_SYS_PLL1_DIV5_CLK 0UL
173
#define BOARD_BOOTCLOCKRUN_SYS_PLL1_SS_MODULATION 0UL
174
#define BOARD_BOOTCLOCKRUN_SYS_PLL1_SS_RANGE 0UL
175
#define BOARD_BOOTCLOCKRUN_SYS_PLL2_CLK 528000000UL
176
#define BOARD_BOOTCLOCKRUN_SYS_PLL2_PFD0_CLK 352000000UL
177
#define BOARD_BOOTCLOCKRUN_SYS_PLL2_PFD1_CLK 594000000UL
178
#define BOARD_BOOTCLOCKRUN_SYS_PLL2_PFD2_CLK 396000000UL
179
#define BOARD_BOOTCLOCKRUN_SYS_PLL2_PFD3_CLK 297000000UL
180
#define BOARD_BOOTCLOCKRUN_SYS_PLL2_SS_MODULATION 0UL
181
#define BOARD_BOOTCLOCKRUN_SYS_PLL2_SS_RANGE 0UL
182
#define BOARD_BOOTCLOCKRUN_SYS_PLL3_CLK 480000000UL
183
#define BOARD_BOOTCLOCKRUN_SYS_PLL3_DIV2_CLK 240000000UL
184
#define BOARD_BOOTCLOCKRUN_SYS_PLL3_PFD0_CLK 664615384UL
185
#define BOARD_BOOTCLOCKRUN_SYS_PLL3_PFD1_CLK 508235294UL
186
#define BOARD_BOOTCLOCKRUN_SYS_PLL3_PFD2_CLK 270000000UL
187
#define BOARD_BOOTCLOCKRUN_SYS_PLL3_PFD3_CLK 392727272UL
188
#define BOARD_BOOTCLOCKRUN_USDHC1_CLK_ROOT 24000000UL
189
#define BOARD_BOOTCLOCKRUN_USDHC2_CLK_ROOT 24000000UL
190
191
192
/*******************************************************************************
193
* API for BOARD_BootClockRUN configuration
194
******************************************************************************/
195
#if defined(__cplusplus)
196
extern
"C"
{
197
#endif
/* __cplusplus*/
198
203
void
BOARD_BootClockRUN(
void
);
204
205
#if defined(__cplusplus)
206
}
207
#endif
/* __cplusplus*/
208
209
#endif
/* _CLOCK_CONFIG_H_ */
210
arch
cortex-m7
cpu
MIMXRT11xx
include
clock_config.h
Generated by
1.18.0
1.18.0